![Greg 'EtherealMind' Ferro on Twitter: "I believe more people should understand the physical aspects of the Interpacket Gap (should be called Interframe Gap) At 100G, you have 0.96 nanoseconds between Ethernet frames Greg 'EtherealMind' Ferro on Twitter: "I believe more people should understand the physical aspects of the Interpacket Gap (should be called Interframe Gap) At 100G, you have 0.96 nanoseconds between Ethernet frames](https://pbs.twimg.com/media/FqC_rcrWwAEIWVC.jpg:large)
Greg 'EtherealMind' Ferro on Twitter: "I believe more people should understand the physical aspects of the Interpacket Gap (should be called Interframe Gap) At 100G, you have 0.96 nanoseconds between Ethernet frames
![Analog PAM4 Chipset Delivers DSP-Level Performance Without Tradeoffs for Hyperscale Data Centers - EngineerZone Spotlight - EZ Blogs - EngineerZone Analog PAM4 Chipset Delivers DSP-Level Performance Without Tradeoffs for Hyperscale Data Centers - EngineerZone Spotlight - EZ Blogs - EngineerZone](https://ez.analog.com/cfs-filesystemfile/__key/communityserver-components-secureimagefileviewer/communityserver-blogs-components-weblogfiles-00-00-00-03-16/8345.brant_5F00_BG_5F00_1440x317.jpg_2D00_800x400x2.jpg?_=638100819411104457)
Analog PAM4 Chipset Delivers DSP-Level Performance Without Tradeoffs for Hyperscale Data Centers - EngineerZone Spotlight - EZ Blogs - EngineerZone
![Intel presents 112Gb/s PAM-4 Transmitter with 3-Tap FFE on their 10nm FinFet CMOS Process at ISSCC (Slides only) : r/hardware Intel presents 112Gb/s PAM-4 Transmitter with 3-Tap FFE on their 10nm FinFet CMOS Process at ISSCC (Slides only) : r/hardware](https://external-preview.redd.it/E8bwleZrR_O_DvhYCJTGHLOjIi8YfRowBzmqtTvqNOc.jpg?width=640&crop=smart&auto=webp&s=a8bab6d078c9352c5123f98d642bbec800390021)